

FIG 1.






FIG 2.



F193.

.....



F14 5.

```
WIF2TB Flow Diagram
Stage 0 ---- Binary represntation = 000000 ----- Stage 0
       /-------\-52
       | Read WIF | DBmain = WIF data
Stage 1 ---- Binary representation = 000001 ----- Stage 1
      | Weaken BIDs | 0 = L, 1 = H, X = W
Stage 2 ---- Binary represntation = 000010 ----- Stage 2
   | Write out VHDL TB | VHDL = DBmain
   Write control file | Tracing = none
   \-----/ Model in WORK cellname_pack
٧Ď
    | Analyse VHDL TB | VSS = VHDL
    Simulate VHDL | OW +? REAL = VSS


Convert Results | WIFhdl = OW +? REAL

Check Assertions | Stop if errors/known assertions
      Read WIF | DBslave = WIF data
    Copy O/P patterns | DBmain(o/p) = DBslave(o/p)
   | Expand Level Xs | X = OM1 ?
```

```
Stage 4 ---- Binary represntation = 000100 -----
       ______l
     Expand Edge Xs | X = 0Ml ?
Stage 8 ---- Binary represntation = 001000 ----- Stage 8
     | Expand DEdge Xs | X = 0Ml ?
Stage 16 ---- Binary represntation = 010000 ----- Stage 16
 Write out VHDL TB | VHDL = DBmain + assertions Write control file | Tracing = none
 ----- Model in WORK cellname_pack
     | Analyse VHDL TB | VSS = VHDL
 #
    Simulate VHDL | OW +? REAL = VSS

CONTROL | WIFHdl = OW +? REAL

Check Assertions | Stop if errors/known assertions
 į.ė
 Expand Output Zs | Z = Zlow, Zhigh
Stage 32 ---- Binary represntation = 100000 ----- Stage 32
  Write out ELDO file
      Simulate ELDO
                       CHI = ELDO
      Convert Results | WIFeldo = CHI
       | Read WIF | DBslave = WIF data
```



..